I. Introduction
Gone are the days when huge computers made of vacuum tubes sat humming in entire dedicated rooms and could do about 360 multiplications of 10 digit numbers in a second [2] . Though they were the fastest computing machines of that time, they surely don't stand a chance when compared to the modern day machines. Modern day computers are getting smaller, faster, and cheaper and more power efficient every progressing second. Since the invention of the first IC (Integrated Circuit) [3] in the form of a Flip Flop by Jack Kilby in 1958, our ability to pack more and more transistors onto a single chip has doubled roughly every 18 months, in accordance with the Moore's Law. Such exponential development had never been seen in any other field and it still continues to be a major area of research work. Very-large-scale integration (VLSI) [8] is the process of creating an integrated circuit (IC) by combining thousands of transistors into a single chip. The microprocessor is a VLSI device. Before the introduction of VLSI technology most ICs had a limited set of functions they could perform. An electronic circuit might consist of a CPU, ROM, RAM and other glue logic. VLSI lets IC designers add all of these into one chip [2] . During the desktop PC design era VLSI design efforts have focused primarily on optimizing speed to realize computation intensive real-time functions such as video compression, gaming, graphics etc [9] . As a result, we have semiconductor ICs that successfully integrated various complex signal processing modules and graphical processing units to meet our computation and entertainment demands. The strict limitation on power dissipation in portable electronics applications such as smart phones and tablet computers must be met by the VLSI chip designer while still meeting the computational requirements.
While wireless devices are rapidly making their way to the consumer electronics market, a key design constrain for portable operation namely the total power consumption of the device must be addressed. Reducing the total power consumption in such systems is important since it is desirable to maximize the run time with minimum requirements on size, battery life and weight allocated to batteries [2] [5] . So the most important factor to consider while designing SoC for portable devices is 'low power design [1] [7] . Static power and Dynamic power dissipation grows rapidly. Overall power is dramatically increasing. If the semiconductor integration continues to follow Moore's Law, the power density inside the chips will reach far higher than the rocket nozzle [7] . Power dissipation is the main constrain when it comes to Portability.
II. Finfets

A. FinFet Background
Cmos technology has a number of short channel effects, such as the threshold voltage roll-off, the drain induced barrier lowering (DIBL) and the subthreshold swing all of which degrade the MOSFET performance. A number of solutions have been proposed to overcome these problems [1] [4] . Employing a double gate field effect transistor (DG MOSFET) structure instead of using bulk-Si transistors is one of these solutions. In
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2) To achieve the large levels of integration many parameters have changed. Fundamentally the feature sizes have reduced to enable more devices to be fabricated within a given area [5] . 3) However other figures such as power dissipation and line voltage have reduced along with increased frequency performance. 4) There are limits to the scalability of individual devices and as process technologies shrink towards 50nm,it became impossible to achieve proper scaling of various device parameters [2] . 5) It is therefore necessary to look at other more revolutionary options like change in transistor structure from the traditional planar transistors [1] . These effects make it harder for the voltage on a gate electrode to deplete the channel underneath and stop the flow of carriers through the channel -in other words, to turn the transistor Off. 
III. Schmitt Trigger
The Schmitt trigger was invented by the American scientist Otto H. Schmitt in 1934 while he was still a graduate student later described in his doctoral as a "thermionic trigger".
It is a comparator circuit with hysteresis implemented by applying positive feedback to the non inverting input of a comparator or differential amplifier [1] . It is an active circuit which converts an analog input signal to a digital output signal. The circuit is named a "trigger" because the output retains its value until the input changes sufficiently to trigger a change. In the non-inverting configuration, when the input is higher than a chosen threshold, the output is high [8] . When the input is below a different (lower) chosen threshold the output is low, and when the input is between the two levels the output retains its value. This dual threshold action is called hysteresis and implies that the Schmitt trigger possesses memory. The true Schmitt trigger input has the switching threshold adjusted where the part will switch at a higher point (Vt+) on the rising edge and at a lower point (Vt-) on the falling edge. The difference in these switching points is called Hysteresis (^Vt).
IV. Simulation Results
A. Inverter Cmos
Inverter circuit is designed in tanner tool at 45nm technology.
L=0.045µm W=0.045µm Average leakage current =502.88nano amps.
B. Finfet Inverter
Fig 6 Circuit diagram of FinFet Inverter
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V. Conclusion
Hence we can say from the above analysis FINFET is better than CMOS technology in terms of power consumption, DC characteristics and leakage currents. Average leakage current in CMOS inverter is 502.8n amps while in FINFET inverter is 75.98 n amps.
Approximately 85% improvement in leakage current is observed between CMOS inverter and FINFET inverter. Single gate based Schmitt trigger circuit and double gate based Schmitt trigger circuit are designed. Double gate is better than Single gate in terms of Average power, leakage current, delay. Percentage improvement in leakage current of double gate compared to single gate Schmitt trigger is 97.34%.
